Aii FASTBUS based 32-bit comlptuter is being built at Los -'larnos National Laboratory for use in systems requiriog large fast memory in the FASTBUS environment. A separate local execuition bus allows data reduction to proceed concurrently with other FASTBUS operations.
fhe computer, which can operate in either master or slave mode, includes the National Semiconductor -S32032 chip set with demand paged memory management, floating point slave processor, interrupt control uOit, timers, and time-of-day clock. The 16.0 megabytes of random access memory are interleaved to allow wiindowed direct memory access on and off the FASTBUS at 80 megabytes per second.
Overview
The FB32000 computer is optimized for high speed block t.ransfer of data over the FASTBUS. A large fraction .)f board space was devoted to an 80 megabyte per second DMA channel from main memory to the FASTBUS. The rest of the board is divided into four blocks: a 32-bit UNIX (TM) erngine, the FASTBUS interface and control section, an ETHERNET interface; and memory, cousisting of 128k bytes of ROM and 16 mnegabytes of VANM.
The NS32032 microprocessor was cthosen as the UNIX (TM) engine due to its availability, orthogonal instruction set, and thle existenice of a full complement of support chips.
The CPU and its support chip set reside on a separate demultiplexed address and data bus and reserve the FASTBUS for initer-device block transfers -w-ia the DMA channel. single-in-line packages. Depending on whether 64k-byte or 256k-byte SIPs are used, and how many tiers are populated, the banks are configurable from 1/4 megabyte to 4 megabytes, or 1.0 megabytes to 16 megabytes for the entire memory. Each bank has independent cycle control, and a 22-bit address counter used during block transfer to provide addresses during read-ahead and write-behind.
A 36-bit latch holds data and parity at the bank-to-interleaver interface, and, in conjunction with the DMA control, allows clear-and-allocate operations to execute at the block transfer rate (80 megabytes/second). The bank control operates the DRAMs in page mode at all times. Page mode operation eliminates time and power penalties associated with the row address strobe. Row addresses are latched in, and need not be changed until the 512-bit page boundary is crossed. With 120ns memory parts the memory cycle times average 160ns, leaving a good margin for the 200ns bank timing required by the interleaver.
The interleaver uses bits 2 and 3 of the address word to multiplex the bank data registers into a 33-bit data latch accessible either by the FASTBUS or by the CPU. The interleaver section also generates or checks parity going into or out of memory, assembles byte parity for bank storage and word parity for FASTBUS transmission.
Interleaver operation is completely asynchronous, with 4-cycle handshaking.
DMA transfers of single or multiple blocks of data on 32-bit word boundaries of heterogeneous size and possibly random locality are accomplished by a hardware stack of pointer pairs stored in the DMA control section. Prior to starting a DMA transfer, the CPU writes a list of address pointer pairs into the stack via a random access port. The CPU then initializes the DMA stack pointer to point at the first pointer pair, indicating the first block to be transferred. Two inter-device protocols are available for use in coordinating transfers across the FASTBUS.
In the first, a device wishing a block transfer transmits a list of block sizes which are used to compute destination addresses in the FB32000. The second technique allows a 'mailbox' model by having the FB32000 open an area in memory by preloading the DMA pointer stack. Another FASTBUS device could then gain FASTBUS mastership, and request a block transfer. The FB32000 DMA channel and FASTBUS interface state machines would respond by gaining internal FB32000 bus mastership, and accept any size message up to the 'mailbox' size, which could be any size from one 32-bit computers during fiscal year 1985. Two of these computers will be kept at E-10 and operated as a dual CPU system. LANL is investigating transferring the design to one of several private firms for production.
